AUS920000651US1 1 OF 62

والمراجع والمراجع





Fig. 1



-1747-2711-174

AUS920000651US1 3 OF 62







Fig. 3A



AUS920000651US1 5 OF 62





AUS920000651US1 7 OF 62






Fig. 4A



```
AUS920000651US1
                                           9 OF 62
        ENTITY FXUCHK IS
             PORT(
                                         IN std ulogic;
                       SIN
                     - Q IN
                                          IN std_ulogic;
                                          IN std_ulogic;
                       RIN
                                                                            450
                                          IN std ulogic;
                       clock
                                          OUT std_ulogic_vector(0 to 1);
                       fails
                                          OUT std_ulogic_vector(0 to 2);
                       counts
                       harvests
                                          OUT std_ulogic_vector(0 to 1);
                    );
         -!! Design Entity: FXU;
        -!! Inputs
         -!! S IN
                                 B.C.S;
        -!! Q IN
                                 A.Q;
                        = >
453
        -!! R_IN
                                 R;
                        = >
        -!! CLOCK
                        = >
                                 clock;
        --!! End Inputs
        --!! Fail Outputs;
        -!! 0 : "Fail message for failure event 0";
                                                                                    -440
        -!! 1 : "Fail message for failure event 1";
                                                       -451
        --!! End Fail Outputs;
        -!! Count Outputs;
        -!! 0 : <event0> clock;
        -!! 1 : <event1> clock;
        -!! 2 : <event2> clock;
        -!! End Count Outputs;
        -!! Harvest Outputs;
        -!! 0 : "Message for harvest event 0";
        -!! 1 : "Message for harvest event 1";
         —!! End Harvest Outputs;
457 √ -!! End;
        ARCHITECTURE example of FXUCHK IS
        BEGIN
              ... HDL code for entity body section ...
        END;
```

and to the

Fig. 4C





فأفيأه والرواراء

AUS920000651US1 11 OF 62 FPU:FPU0 FXU:FXU1 TOP:T0P B:B FXU:FXU0

-- शब्द संस्था

.





**_[

Hade World Smit Hade mo

AUS920000651US1 13 OF 62







Fig. 5B

AUS920000651US1 14 OF 62







AUS920000651US1 16 OF 62

Fig. 7

AUS920000651US1 17 OF 62





Fig. 8A Prior Art







Fig. 8B
Prior Art



```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm_state(0 to 2) <= ... Signal 801 ...
     853 < -!! Embedded FSM: examplefsm;
     859 √ -!! clock
                                : (fsm_clock);
     854 \ -!! state_vector
                                : (fsm_state(0 to 2));
     855 <del>{</del> −!! states
                                : (S0, S1, S2, S3, S4);
                                                                         -852 }860
     856-{ -!! state_encoding: ('000', '001', '010', '011', '100');
            -!! arcs
                                : (S0 = > S0, S0 = > S1, S0 = > S2,
     8574 -!!
                                  (S1 = > S2, S1 = > S3, S2 = > S2,
             -!!
                                  (S2 = > S3, S3 = > S4, S4 = > S0);
     858 { -!! End FSM;
    END;
```

Fig. 8C

AUS920000651US1 20 OF 62

wasset 🛴





Fig. 9



AUS920000651US1 22 OF 62

<instantiation identifier>. <instrumentation entity name>. <design entity name>. <eventname> Fig. 10B £1032


1036

-1047 1044 1045 -1046 C1030 C1032 C1034 C1036 COUNT1 COUNT1 COUNT1 COUNT1 COUNT1 COUNT1 COUNT1 COUNT1 81 83 83 81 82 84 81 82 X1.2 X2.1.2 X2.2 X2.2 Y.2 Y.2

<instantiation identifier>.<design entity name>.<eventname> £1034 71030

AUS920000651US1 23 OF 62

. 113




to make the constraint manufacture.

AUS920000651US1 24 OF 62

osomani TT

Fig. 11B

Fig. 11C



AUS920000651US1 26 OF 62

```
ENTITY X IS
       PORT(
           );
    ARCHITECTURE example of X IS
    BEGIN
      ... HDL code for X ...
                                        -1220
END;
```

Fig. 12B

......

AUS920000651US1 27 OF 62

não servic






Fig. 13A

AUS920000651US1 28 OF 62



.....



```
ENTITY OVR IS
                          : IN std_ulogic_vector(0 .. 4);
     PORT(
               ... other ports as required ...
                                                        1362ع
                               OUT std_ulogic_vector(0 .. 4);
                                 OUT std_ulogic
                                         1363
           );
-!! BEGIN
-!! Design Entity: FOO;
-!! Inputs (0 to 4)
                                                                      1340
-!! R_IN = > \{R(0 .. 4)\};
-!!:
\dots other ports as needed \dots -!! :
                                                           1351
-!! End Inputs
-!! Outputs
-!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
-!! End Outputs
-!! End
ARCHITECTURE example of OVR IS
BEGIN
     ... HDL code for entity body section ...
END;
```

Fig. 13C

AUS920000651US1 30 OF 62


ENTITY FOO IS

PORT(:

ARCHITECTURE example of FOO IS


BEGIN

Fig. 13D



AUS920000651US1 32 OF 62

Fig. 14B




AUS920000651US1 33 OF 62

```
ENTITY DET IS
               PORT(
                                            IN std_ulogic;
                                            IN std_ulogic_vector(0 to 5);
                         В
                         С
                                            IN std_ulogic;
                                            IN std_ulogic;
                         event_x
                                            OUT std_ulogic_vector(0 to 2);
                         x_here
                                            OUT std_ulogic;
                      );
          -!! BEGIN
          -!! Design Entity: LM;
          -!! Inputs
          --!! A
                                                                              -1480
                          P.Q.B;
          -!! B
                          P.C;
          -!! C
                   =>
1491
          -!! D
                   =>
          -!! End Inputs
          -!! Detections
          -!! <event_x>:event_x(0 to 2) [x_here];
-!! End Detections
          -!! End;
          ARCHITECTURE example of DET IS
          BEGIN
1492
                ... HDL code ...
          END;
```

Fig. 14C

AUS920000651US1 34 OF 62



F16.15

35 OF 62 <u>1601</u> 1680a 1600 16000 1699 1680€ 16006 1610a 1600 Local Network 1600-Local Network 16000 -1607 1690 WAN 16002 16005 16105 16101 Local Network Local Network 16000

FIG. 16B




FIG. 16C




FIG. 16D




FIG. 17A

<u>1750</u>




FIG. 17B




FIG. 17C




FIG. 18A




FIG. 18B




FIG. 19A




FIG. 19B




FIG. 20A




FIG. 20B




FIG. 20C

204/2 20416 2041c model Z & modelX Xab Zorlo a = modelx, modely, model 2 b > modelx, modely c > modelx, modelyx, modelz d-> modelx x> modely, model z

FIG. 20 E

50 OF 62 -2061 2060 (X1.Z), (BD, (Z), (OOT)> <x1, 2>. < 82), <2), <country 102 < x2, 27, <817, <27, <00007) 1092 < X 2, 2) - 4827 - 427 (COUNTY) 16 < 4. 27. < 817. < 27. < cours > 2921 < 4. 27. < 827. < 22. < cours > 701 2062 2064 2063 5 2065






FIG. 206



60/80.9


OC1 SS .01 14:00 EK 215#828#2885



212 838 5882 TO 93436002

P.02/03

OC1 Se .01 11:02 EB 215#828#2885



Σ0/Σ0.9

OC1 56 '01 11:03 FR 512#838#5882




FIG. 21C







FIG. 21D








10/30/5001 12:22 2155440120

FIG. 23A






FIG. 23B




FIG. 232





Fig. 1
Prior Art








Fig. 3A


AUS920000651USD TO THE STATE OF THE STATE OF



n-Redundant Collection Of Harvest Events Within A Batch Simulation Farm Network



6/62







Fig. 4A


8/62




ENTITY FXUCHK IS PORT(SIN IN std ulogic; QIN IN std_ulogic; RIN IN std ulogic; 450 clock IN std ulogic; fails OUT std_ulogic_vector(0 to 1); counts OUT std ulogic vector(0 to 2); harvests OUT std_ulogic_vector(0 to 1);); --!! BEGIN --!! Design Entity: FXU; --!! Inputs --!! S_IN --!! Q_IN --!! R_IN --!! CLOCK B.C.S; A.Q; R: clock; --!! End Inputs --!! Fail Outputs; --!! 0 : "Fail message for failure event 0"; --!! 1 : "Fail message for failure event 1"; --!! End Fail Outputs; -451 --!! Count Outputs; --!! 0 : <event0> clock; --!! 1 : <event1> clock; --!! 2: <event2> clock; --!! End Count Outputs; --!! Harvest Outputs; --!! 0 : "Message for harvest event 0"; --!! 1 : "Message for harvest event 1"; --!! End Harvest Outputs; 457√ --!! End; ARCHITECTURE example of FXUCHK IS BEGIN ... HDL code for entity body section ... END;

Fig. 4C







11/62




Y473 11301



13/62






AUS920000651US1

Gabele, et al.


A-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network

15/62



AUS920000651US1 Gabele, et al.

-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network






Fig. 8A Prior Art




Fig. 8B Prior Art

```
ENTITY FSM IS
     PORT(
               ....ports for entity fsm....
           );
     ARCHITECTURE FSM OF FSM IS
     BEGIN
               ... HDL code for FSM and rest of the entity ...
               fsm state(0 to 2) \leq = ... Signal 801 ...
      853 < -!! Embedded FSM: examplefsm;
      859 √ --!! clock
                                  : (fsm_clock);
      854 -!! state_vector
                                  : (fsm_state(0 to 2));
      855 \leftarrow -!! states
                                  : (S0, S1, S2, S3, S4);
                                                                            852
      856 \( --!! \) state encoding : ('000', '001', '010', '011', '100');
                                  : (S0 = > S0, S0 = > S1, S0 = > S2,
              --!! arcs
                                   (S1 = > S2, S1 = > S3, S2 = > S2,
                                   (S2 = > S3, S3 = > S4, S4 = > S0);
               --!!
      858 √ --!! End FSM;
     END;
```

Fig. 80





Fig. 9



n-Redundant Collection Of Harvest Events Within A Batch Simulation Farm Network


22/62

<instantiation identifier>. <instrumentation entity name>. <design entity name>. <eventname> 1030

045 042 044 -1036 COUNT C1032 C1034 B1B2B3B4B4B4B4B4 1030م X1.2 X1.2 X1.2 X2.2 X2.2 X2.2 Y <instantiation identifier>. < design entity name>

* 1 4/1 B2:B2 ပ္ပ 54 event_1124_in B3:B3 event_1108_in c110208 1106-132 B:B T0P:T0P

Fig. 11C



```
ENTITY X IS
       PORT(
           );
    ARCHITECTURE example of X IS
    BEGIN
      ... HDL code for X ...
                                            1220
     Y:Y
PORT MAP( :
:
END;
```

Fig. 12B





Fig. 13A



```
ENTITY OVR IS
     PORT(
                               IN std ulogic vector(0 .. 4);
               ... other ports as required ...
                                 OUT std_ulogic_vector(0 .. 4);
              RT
                                 OUT std ulogic
           );
                                         7363
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)
--!! R IN = > \{R(0...4)\};
                                                                     1340
... other ports as needed ...
                                                          -1351
--!! :
--!! End Inputs
                            c1361
-!! <R OVRRIDE> : R OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs
--!! End
ARCHITECTURE example of OVR IS
BEGIN -
     ... HDL code for entity body section ...
END;
```

Fig. 13C

ENTITY FOO IS

```
PORT(
                                          );
               ARCHITECTURE example of FOO IS
               BEGIN

\begin{array}{c}
\vdots \\
\vdots \\
1381 \\
-!! R_{IN} < = \{R\}; \\
-!! C_{I} 382 \\
-!! R_{I} OV(0 \text{ to } 4) < = \dots; \\
-!! R_{I} < = \dots; \\
-!! [override, R_{I} OVRRIDE, R(0 ... 4), RT] < = R_{I} OV(0 \text{ to } 4);
\end{array}
```

Fig. 13D

AUS920000651US1 Gabele, et al.

n-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network





Fig. 14B



```
ENTITY DET IS
        PORT(
                                            IN std_ulogic;
                     В
                                            IN std_ulogic_vector(0 to 5);
                                            IN std ulogic;
                                            IN std_ulogic;
                     event x
                                            OUT std_ulogic_vector(0 to 2);
                     x here
                                            OUT std ulogic;
                );
  --!! BEGIN
  --!! Design Entity: LM;
 --!! A => A;

--!! B => P.Q.B;

--!! C => P.C;


--!! D => D;

--!! End Inputs
                                                                                      1480
 --!! Detections
--!! <event_x>:event_x(0 to 2) [x_here];
--!! End Detections
  --!! End;
 ARCHITECTURE example of DET IS
BEGIN ... HDL code ...
```

Fig. 14C

					51660
1661				1662	
ſ	1:	X1	В3	X	COUNT1
{	2:	X1.Z	B1	Z	COUNT1
{	3:	X1.Z	B2	Z	COUNT1
	4:	X2	В3	X	COUNT1
1663	5:	X2.Z	В1	Z	COUNT1
	6:	X2.Z	B2	Z	COUNT1
	7:	Υ	B4	Υ	COUNT1
	8:	Y.Z	B1	Z	COUNT1
	9:	Y.Z	B2	Z	COUNT1
Į	9:	Y.Z	B2	Z	COUNT1
					,

Fig. 15








Fig. 16B



AUS920000651US1

Gabele, et al.

n-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network






Fig. 17B






Fig. 17C

AUS920000651US1 Gabele, et al.

n-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network




n-Redundant Collection Of Harvest Events Within A Batch Simulation Farm Network




AUS920000651US TO Gabele, et al.

on-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network



n-Redundant Collection Of Harvest Event. Within A Batch Simulation Farm Network






Fig. 20A

4115




Fig. 20B






Fig. 20C


47/62



a b c d		model_x	x 5 ² ()41a		model_y 5^{2}	041b	1	nodel_z \leq^2	041c
c d x y b c 2046 a — model_x, model_y, model_z b — model_x, model_y c — model_x, model_y, model_z d — model_x x x — model_y, model_z	а				а			х	e	
d c c c d c c d c d c c d d	b				С			l .		
a — model_x, model_y, model_z b — model_x, model_y c — model_x, model_y, model_z d — model_x x — model_x y, model_z					Х			b		
a → model_x, model_y, model_z b → model_x, model_y c → model_x, model_y, model_z d → model_x x → model_y, model_z	d				У			С		
a → model_x, model_y, model_z b → model_x, model_y c → model_x, model_y, model_z d → model_x x → model_y, model_z									r. r.	, w 180
a → model_x, model_y, model_z b → model_x, model_y c → model_x, model_y, model_z d → model_x x → model_y, model_z									, 1, 2 m	
a — model_x, model_y, model_z b — model_x, model_y c — model_x, model_y, model_z d — model_x x — model_y, model_z									A solar	1 30.53
a → model_x, model_y, model_z b → model_x, model_y c → model_x, model_y, model_z d → model_x x → model_y, model_z						,				
a → model_x, model_y, model_z b → model_x, model_y c → model_x, model_y, model_z d → model_x x → model_y, model_z		- 11 100]			!
b → model_x, model_y c → model_x, model_y, model_z d → model_x x → model_y, model_z			20 ع	4 6		2045ع	<u> </u>	2		
b → model_x, model_y c → model_x, model_y, model_z d → model_x x → model_y, model_z									Ì	
c → model_x, model_z d → model_x x → model_y, model_z			a model_x, model_y, model_z							
c → model_x, model_z d → model_x x → model_y, model_z			b → model x, model y							
d → model_x x → model_y, model_z			c model x model v model z							
x - model_y, model_z										
			d → model_x							
y — model_y			x → model_y, model_z							
			y model_y							

Fig. 20E








Fig. 20H






Fig. 201





55/62








Fig. 21C



Within A Batch Simulation Farm Network








AUS920000651US1 Gabele, et al.

On-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network

60/62






Fig. 23B




Fig. 23C